L/H-tile Hard IP for PCI Express* IP Core Release Notes

ID 683412
Date 12/13/2021
Public

1.2.1. L/H-tile Avalon® Streaming Hard IP for PCI Express* IP Core v23.0.0

Table 2.  v23.0.0 2021.10.04
Intel® Quartus® Prime Version Description Impact
21.3 The L/H-tile Avalon® Streaming IP for PCIe reinstated the IOPLL-based clock tree (same as in 20.4) while moving away from a clock divider-based clock tree to ensure robust clock and reset handling. Since this is a major revision, you must regenerate your L/H-tile Avalon® Streaming IP for PCIe when migrating your design to 21.3.
Removed duplicate Link port number (Root Port only) parameters from the Parameter Editor of the L/H-tile Avalon® Streaming Hard IP for PCI Express* IP. You will automatically get this enhancement when you regenerate your L/H-tile Avalon® Streaming IP for PCIe when migrating your design to 21.3.

Did you find the information on this page useful?

Characters remaining:

Feedback Message