External Memory Interfaces Intel® Agilex™ FPGA IP Core Release Notes

Download PDF
ID 683334
Date 12/18/2020
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. External Memory Interfaces Intel Agilex FPGA IP Core Release Notes
1. External Memory Interfaces Intel Agilex FPGA IP Core Release Notes x
1.1. External Memory Interfaces Intel Agilex FPGA IP v2.2.0 1.2. External Memory Interfaces Intel Agilex FPGA IP v2.1.0 1.3. External Memory Interfaces Intel Agilex FPGA IP v2.0.0
1. External Memory Interfaces Intel Agilex FPGA IP Core Release Notes

1.1. External Memory Interfaces Intel Agilex FPGA IP v2.2.0

Table 1.  v2.2.0 2020.06.22
Description Impact
Verified in the Intel® Quartus® Prime software v20.2. Provides external memory interface IP for DDR4 and QDR-IV external memorys for Intel® Agilex™ devices. The tables that follow summarize speed and feature support.
Table 2.  Agilex Fabric EMIF IP Speed Support Summary
      Max Rate (Mbps/MHz)   -1 -2 -3
Protocol Category Subcategory -1 -2 -3 Support Detail S C T H S C T H S C T H
DDR4 Memory Format UDIMM 3200/1600 (1R) 2666/1333 (1R) 2400/1200 (1R)   X X X X X X X X
2666/1333 (2R) 2400/1200 (2R) 2133/1067 (2R)   X X X X X X X X
2666/1333 (R+R) 2400/1200 (R+R) 2133/1067 (R+R)   X X X X* X X X X*
2133/1067 (2R+2R) 1866/933 (2R+2R) 1600/800 (2R+2R)   X X X X X X X X
RDIMM 3200/1600 (1R) 2666/1333 (1R) 2400/1200 (1R) non-3DS X X X X X X X X
2666/1333 (2R) 2400/1200 (2R) 2133/1067 (2R) non-3DS X X X X X X X X
2666/1333 (R+R) 2400/1200 (R+R) 2133/1067 (R+R) non-3DS X X X X X X X X
2133/1067 (2R+2R) 1866/933 (2R+2R) 1600/800 (2R+2R) non-3DS (x8 & x4 RDIMM) X X X X X X X X
2666/1333 (2R) 2400/1200 (2R) 2133/1067 (2R) 3DS(2H & 4H) X X X X ** X X X X**
2133/1067 (2R+2R) 1866/933 (2R+2R) 1600/800 (2R+2R) 3DS(2H & 4H) X X X X * X X X X *
Component 3200/1600 (1R) 2666/1333 (1R) 2400/1200 (1R) x8,x4,x16,3DS, Single rank clamshell, Single rank twin-die x16 X X X X X X X X
2666/1333 (2R) 2400/1200 (2R) 2133/1067 (2R) Includes non-clamshell and dual-rank clamshell X X X X* X X X X *
LRDIMM 3200/1600 (1R) 2666/1333 (1R) 2400/1200 (1R)           X X X X* X X X X*
2600/1333 (2R) 2400/1200 (2R) 2133/1067 (2R) non-3DS         X X X X X X X X
2600/1333 (2R) 2400/1200 (2R) 2133/1067 (2R) 3DS (2H & 4H)         X X X X*** X X X X***
2133/1067 (2R+2R) 1866/933 (2R+2R) 1600/800 (2R+2R) Future support                        
QDR-IV Memory Protocol Component - x18 2133/1066 2133/1066 2133/1066           X X X X X X X X
Component - x36 2133/1066 2133/1066 2133/1066 no hardware support – not hardware validated         X X X X* X X X X*
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • * = Not validated by hardware.
  • ** = 3DS 2H is hardware validated. 3DS 4H is not hardware validated.
  • *** = 3DS 4H is hardware validated. 3DS 2H is not hardware validated.
  • An empty table cell indicates that the feature is not currently supported.
Table 3.  Agilex HPS EMIF IP Speed Support Summary
      Max Rate (Mbps/MHz)   -1 -2 -3
Protocol Category Subcategory -1 -2 -3 Support Detail S C T H S C T H S C T H
DDR4 Memory Format UDIMM 3200/1600 (1R) 2666/1333 (1R) 2400/1200 (1R)     X X X   X X X
SODIMM 3200/1600 (1R) 2666/1333 (1R) 2400/1200 (1R)     X X X   X X X
RDIMM 3200/1600 (1R) 2666/1333 (1R) 2400/1200 (1R) non-3DS   X X X   X X X
2666/1333 (2R) 2400/1200 (2R) 2133/1067 (2R) non-3DS   X X X   X X X
Component 3200/1600 (1R) 2666/1333 (1R) 2400/1200 (1R) x8,x4,x16,3DS, Single rank clamshell, Single rank twin-die x16   X X X   X X X
2666/1333 (2R) 2666/1333 (2R) 2400/1200 (2R) x4, x8, x16                
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • An empty table cell indicates that the feature is not currently supported.
Table 4.  Agilex EMIF IP Feature Support Summary
         
Protocol Category Subcategory Supported? S C T H
DDR4 Interface Width <=72 with DIMM X X X X X
<= 72 Component X X X X X
Controller Hard Controller X X X X X
PHY Hard PHY X X X X X
3DS 3DS X (1D2R/1D2R only) X X X X
Design example X X X X X
Rate (core) Quarter Rate X X X X X
DBI Read DBI X X X X X
Write DBI X X X X X
Mirroring Address mirroring for odd ranks for multi rank DIMM X X X X X
DM DM Pins X X X X X
Preamble Read Preamble Settings X X X X X
Write Preamble Settings X X X X X
Refresh* Temperature Controlled Refresh
Fine Granularity Refresh
Auto Self-refresh Method
Self-refresh
ODT* Input Buffer During Power-down Mode
Controller ECC X X X X X
Reordering X X X X X
Auto Power-down X X X X
User Refresh
Auto Precharge X X X X
Command Priority
Calibration Address/Command Calibration X X X X X
Multi-rank Calibration X X X X X
Debug EMIF Toolkit X X X X
QDR-IV Memory Protocol Component   X X X X
Memory Type XP   X X X X
Interface Width ** x18, x36 component   X X X X ***
Controller Soft controller   X X X X
PHY Hard PHY   X X X X
Design Example Design Example          
Inversion Address bus          
Data bus          
Calibration Calibration   X X X X
Rate (core) Quarter rate   X X X X
Debug EMIF Toolkit supported by TG1, not TG2 X X X X
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • * = Not hardware validated.
  • ** = No width expansion support.
  • *** = x36 is not hardware validated.
  • An empty table cell indicates that the feature is not currently supported.
Table 5.  Agilex EMIF HPS IP Feature Support Summary
         
Protocol Category Subcategory Supported? S C T H
DDR4 Interface Width <=72 with DIMM X   X X X
<= 72 Component X   X X X
Controller Hard Controller X   X X X
PHY Hard PHY X   X X X
Design Example Design Example          
Rate (core) Quarter Rate X   X X X
Half Rate X   X X X
DM DM Pins X   X X X
Preamble Read Preamble Settings X   X X X
Write Preamble Settings X   X X X
Refresh * Temperature Controlled Refresh
Fine Granularity Refresh
Auto Self-refresh Method
Self-refresh About
ODT * Input Buffer During Power-down Mode
Controller ECC        
Reordering X   X X X
Auto Power-down X   X X
User Refresh
Command Priority
Calibration Address/Command Calibration X   X X X
Debug EMIF Toolkit
Support level key:
  • S = simulation support
  • C = compilation support
  • T = timing support
  • H = hardware support

  • X = supported feature.
  • * = Not hardware validated.
  • An empty table cell indicates that the feature is not currently supported.
Table 6.  Agilex EMIF IP Debug Support Summary
Category Subcategory Supported?
Debug Support On-chip Debug On-chip Debug with Soft Nios® X
EMIF Toolkit Calibration Margin X
Rerun Calibration X
Vref Margining X
Driver Margining with TG1 X
Efficiency Monitor X
Driver Margining with TG2  
Efficiency Monitor with TG2 X
ODT Calibration X
Multi-interface Support X
Traffic Generator 2.0 (TG2) Configurable address pattern X
Configurable data pattern X
Configurable command pattern / test duration X
GUI to configure TG2 X
Default mode (old behavior) X
  • X = supported feature.
  • An empty table cell indicates that the feature is not currently supported.
Level Two Title