F-Tile CPRI PHY Intel® FPGA IP User Guide

ID 683284
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.2. Reset Signals

Each of the CPRI PHY Channels in the core has its own set of reset signals. The i_reconfig_reset port is shared.
Table 16.  Reset Signals
Port Name Width (Bits) Domain Description
i_tx_rst_n 1 Asynchronous Resets the selected TX datapath. Active low.
o_tx_rst_ack_n 1 Asynchronous TX datapath reset acknowledgement. Active low.
o_tx_ready 1 Asynchronous TX datapath is out of reset and ready.
i_rx_rst_n 1 Asynchronous Resets the selected RX datapath. Active low.
o_rx_rst_ack_n 1 Asynchronous RX datapath reset acknowledgement. Active low.
o_rx_ready 1 Asynchronous RX datapath is out of reset and ready.
i_reconfig_reset 1 i_reconfig_clk Reconfig reset. Resets the AVMM connections to the F-tile and resets Soft CSR. It does not reset F-tile CSRs. Active high. Must be asserted once upon power-up.