O-RAN Intel® FPGA IP User Guide

ID 683238
Date 2/01/2024

A newer version of this document is available. Customers should click here to go to the newest version.

4. O-RAN IP Registers

Control and monitor O-RAN IP functionality through control and status interface. For the register information, go to the O-RAN IP Register Map.

The O-RAN IP registers are 32-bits wide and are accessible using the Avalon memory-mapped interface. The map lists the registers available in the IP. All unlisted locations are reserved.