Intel® Quartus® Prime Pro Edition User Guide: Design Compilation

ID 683236
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

2.5.2.1.1. Analyzing Failing Paths with Snapshot Viewer

  1. To run the Plan, Place, or Route stage of the Fitter, double-click the stage in the Compilation Dashboard.
  2. After the stage completes, click the Snapshot Viewer icon for that stage in the Compilation Dashboard. The Snapshot Viewer opens.
    Figure 20. Snapshot Viewer Icon
  3. Under Analyze Failing Paths, click List Top Failing Paths.
    Figure 21. List Top Failing Paths
  4. In Snapshot Selections, select the failing path for analysis.
    Figure 22. Snapshot Selections
  5. Under Select Failing Path to Analyze, click Show Full Timing Path in the Chip View. The path displays and highlights in the Chip Planner for further analysis.
  6. Under Select Failing Path to Analyze, click Show Full Timing Path in Schematic. The path displays and highlights in RTL Viewer for further analysis.
    Figure 23. Show Full Timing Path in Schematic
  7. Under Select Failing Path to Analyze, click View Path Characteristics. The path loads in the Timing Analyzer for further analysis.
    Figure 24. View Path Characteristics in Timing Analyzer