O-RAN Intel® FPGA IP Design Example User Guide

ID 683218
Date 8/15/2023

A newer version of this document is available. Customers should click here to go to the newest version.

2.2.3. O-RAN IP Design Example Testbench

The generated simulation testbench is dynamic and has the same configuration as the IP.
Figure 8. Testbench Block Diagram