O-RAN Intel® FPGA IP Design Example User Guide

ID 683218
Date 8/15/2023

2.2.3. O-RAN IP Design Example Testbench

The generated simulation testbench is dynamic and has the same configuration as the IP.
Figure 8. Testbench Block Diagram

Did you find the information on this page useful?

Characters remaining:

Feedback Message