100G Interlaken Design Example User Guide

ID 683071
Date 10/04/2021

A newer version of this document is available. Customers should click here to go to the newest version.

1. Quick Start Guide

Updated for:
Intel® Quartus® Prime Design Suite 21.3
IP Version 19.2.0
The Intel® Arria® 10 variations of the 100G Interlaken IP core feature a simulating testbench and a hardware example design that supports compilation and hardware testing, to help you understand usage.

When you generate the example design, the parameter editor automatically creates the files necessary to simulate, compile, and test the design in hardware. You can download the compiled hardware design to the Intel® Arria® 10 GX Transceiver Signal Integrity Development Kit. The testbench and demonstration example design are available for a wide range of parameters. However, they do not cover all possible parameterizations of the 100G Interlaken IP Core.

In addition, for most IP core variations, Intel® provides a compilation-only example project that you can use to quickly estimate IP core area and timing.

Figure 1. Development Steps

Did you find the information on this page useful?

Characters remaining:

Feedback Message