Ethernet Design Example Components User Guide

ID 683044
Date 12/13/2021

A newer version of this document is available. Customers should click here to go to the newest version.

3.4.1. Clock and Reset Signals

Table 27.  Clock and Reset Signals Description
Name Direction Width Description
clk In 1 Reference clock for the packet classifier. Connect this signal to the MAC TX clock.
reset In 1 Synchronous reset signal for the packet classifier.