Intel® FPGA SDK for OpenCL™ Standard Edition: Cyclone® V SoC Getting Started Guide

ID 683030
Date 4/20/2022
Public
Document Table of Contents
Give Feedback

1.5. Cyclone V SoC Development Kit Reference Platform Board Variants

The Intel® FPGA SDK for OpenCL™ Cyclone® V SoC Development Kit Reference Platform includes two board variants.
  • c5soc board

    This default board provides access to two DDR memory banks. The HPS DDR is accessible by both the FPGA and the CPU. The FPGA DDR is only accessible by the FPGA.

  • c5soc_sharedonly board

    This board variant contains only HPS DDR connectivity. The FPGA DDR is not accessible. This board variant is more area efficient because less hardware is necessary to support one DDR memory bank. The c5soc_sharedonly board is also a good prototyping platform for a final production board with a single DDR memory bank.

    To target this board variant when compiling your OpenCL kernel, include the -board=c5soc_sharedonly option in your aoc command.

    For more information about the -board=<board_name> option of the aoc command, refer to the Intel® FPGA SDK for OpenCL™ Standard Edition Programming Guide.