Arria® V Timing Optimization Guidelines

Download

Arria® V FPGAs and SoC FPGAs Support Arria® V FPGAs and SoC FPGAs Support Arria® V FPGAs and SoC FPGAs Support Arria® V FPGAs and SoC FPGAs Support Arria® V FPGAs and SoC FPGAs Support

654468
2011-11-02
Public

Description

This document presents timing optimization guidelines for a set of identified critical timing path scenarios in Arria® V FPGA designs.

Usage instructions