Triple Speed Ethernet Design Example

Recommended for:

  • Device: Stratix® IV

  • Device: Cyclone® III

  • Quartus®: v13.0 - v14.1



This design example consists of both hardware and software. The hardware section consists of the Nios® II/f core with the reset vector pointing to the flash memory and exception vector pointing to the DDR3 memory. The hardware system also consists of the Triple Speed Ethernet MAC and a scatter-gather direct memory access core (PDF) for both TX and RX.

You can use the Triple Speed Ethernet design to evaluate the Triple Speed Ethernet media access control (MAC) or use it as a starting point for your own Ethernet system design. This design supports the following Intel® FPGA development kits:

Hardware Design Specifications

  • Nios II/f core with JTAG debug module
  • DDR3 SDRAM controller
  • Common flash interface (CFI) flash memory interface
  • Triple Speed Ethernet MAC
  • System timer
  • High-resolution timer
  • Performance counter
  • LED parallel I/Os (PIOs)
  • Push-button PIOs
  • System ID peripheral
  • On-chip memory

Using This Design Example

The use of this design is governed by and subject to the terms and conditions of the Intel® Design Example License Agreement.

Download the zip files suitable for your kit below.

Stratix IV:

Cyclone III:

Note: Cyclone III device family is not supported in ACDS version 14.0 and above.