Article ID: 000085933 Content Type: Troubleshooting Last Reviewed: 04/01/2013

When using Partial Reconfiguration are the PR_DONE, PR_READY, PR_ERROR, and PR_REQUEST pins powered by VCCPGM or VCCIO?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

When using Partial Reconfiguration (PR) the PR_DONE, PR_READY, PR_ERROR, and PR_REQUEST pins will be powered by VCCIO as PR operates in usermode with the device still running while the PR region is being frozen.

Related articles

Related Products

This article applies to 15 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SE SoC FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.