Article ID: 000085053 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Why does rx_freqlocked signal get stuck low, even though the tx_clkout and rx_clkout are successfully reconfigured, after Channel Reconfiguration in Cyclone IV GX devices?

Environment

  • Cyclone® IV GX FPGA
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You may see rx_freqlocked signal get stuck in de-asserted state after channel reconfiguration in Cyclone IV GX devices, even though the tx_clkout and rx_clkout are successfully reconfigured.  You may observe this behavior in Quartus II 10.1 sp1 or earlier software.

Take the following steps to workaround this issue.

1. Install patch 0.36 for Quartus II 10.1 software or patch 1.03 for 10.1 sp1 software.  You should move your design to the latest Quartus II version (11.0 and later), if you created your design in 10.0 sp1 or earlier versions.
2. Regenerate ALTGX_RECONFIG Megawizard files.
3. Regenerate GXB MIF/HEX files.
4. Perform reconfiguration using newly generated MIF/HEX files.

 

Patch 1.03 for Quartus II software version 10.1SP1

Patch 0.36 for Quartus II software version 10.1

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.