Article ID: 000077207 Content Type: Product Information & Documentation Last Reviewed: 11/30/2014

How do I implement ALTLVDS in External PLL Mode for Stratix V, Arria V, and Cyclone V devices?

Environment

  • Stratix® V GX FPGA
  • Cyclone® V ST SoC FPGA