Article ID: 000074611 Content Type: Troubleshooting Last Reviewed: 06/10/2022

Why do some I/O pins of Intel® MAX® 10 devices 10M04SAU324I7G and 10M04SCU324C8G stay low rather than tri-state with pull up during normal ISP?

Environment

  • Intel® Quartus® Prime Standard Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Standard Edition Software version 18.0, some I/O pins of Intel® MAX® 10 devices 10M04SAU324I7G and 10M04SCU324C8G will remain low rather than tri-state with pull-up during normal ISP.

    This is related to a previous known problem, described in Why do I observe some I/O pins being driven to LOW (GND) during the POF file programming for MAX 10 devices?

    Resolution

    This problem is fixed in Intel® Quartus® Prime Standard Edition Software version 19.1.

    Related Products

    This article applies to 1 products

    Intel® MAX® 10 FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.