Performing a Timing Simulation with the Incisive Enterprise Simulator Software
Parent topic: Performing a Timing Simulation with the Incisive Enterprise Simulator Software Previous topic: To perform a timing simulation of a Verilog HDL design with the IES GUI Next topic: To perform a timing simulation of a VHDL design with the IES GUI

To perform a timing simulation of a Verilog HDL design with command-line commands

  1. If you have not already done so, perform Setting Up the Incisive Enterprise Simulator Working Environment.
  2. To create a work library in the project directory, type the following command at the command prompt: mkdir<work library>
Related information

Setting Up the Incisive Enterprise Simulator Working Environment
Altera Simulation Models
Parent topic: Performing a Timing Simulation with the Incisive Enterprise Simulator Software Previous topic: To perform a timing simulation of a Verilog HDL design with the IES GUI Next topic: To perform a timing simulation of a VHDL design with the IES GUI

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.