|
|
|
Displaying Resources and Information |
The Chip Planner allows you to control the display and highlighting of design resources and connectivity, relevant timing information, and navigation between resources.
The following procedures outline these methods:
Choosing or modifying a preset:
Select the desired preset from the Task list at the top of the Chip Planner.
To create a new task or modify an existing preset, follow these steps:
Open the Layers Settings dialog box.
Select a Background, and turn on the layers representing the graphic elements that you want to display.
To save your changes as a new preset, type a new preset name and click Save. To save your changes as a modification of the current preset, specify the same preset name.
Displaying fan-in and fan-out
connections:
Select the node whose connections you want to display.
On the View menu, click Generate Fan-In Connections, Generate Fan-Out Connections, Generate Immediate Fan-In Connections, or Generate Immediate Fan-Out Connections to display and select only fan-in connections, fan-out connections, immediate fan-in connections, or immediate fan-out connections.
To view the specific routing elements used to make the connection, right-click a displayed connection and then click Highlight Routing.
|
Notes:
|
Displaying potential fan-ins or
fan-outs relative to clock regions:
Clock region display is available for supported device(Arria series, Cyclone III, Cyclone IV, Stratix III, Stratix IV, and Stratix V) families.
To display clock regions, from the Task list at the top of the Chip Planner, select a task that has clock region layers enabled to display clock regions.
To display the potential fan-in connections from pins that can feed a selected clock region, follow these steps:
Select the clock region in which you are interested. If there is more than one clock region available at that location, the Select a Region dialog box appears; specify the desired region in the dialog box.
On the View menu click Generate Potential Fan-In Connections.
To display the potential fan-out connections from a selected pin or PLL to the clock regions that the selected pin or PLL can feed, right-click that pin or PLL, and then click Generate Potential Fan-Out Connections.
|
Notes:
|
Displaying connections between
two or more selected nodes:
Select two or more nodes whose connections you want to display.
On the View menu, click Generate Connections Between Nodes to display and select all connections between the specified nodes.
|
Notes:
|
Displaying the subconnections
or routing elements that for a selected connection or path:
On the View menu, click Generate Fan-In Connections, Generate Fan-Out Connections, Generate Immediate Fan-In Connections, or Generate Immediate Fan-Out Connections to display the connection or path whose components you want to explore. You can also locate a path in the Chip Planner from a Timing Analyzer report.
Select the connection, subconnection, or path that you want to expand, by clicking its handle.
|
Notes:
|
On the View menu, click Expand Connections/Paths to display and select the subconnections or routing elements.
|
Notes:
|
To highlight one or more resources in a contrasting color, follow these steps:
Select the resource or resources that you want to highlight.
To highlight, but not select, one or more resources, click Highlight Selection on the View menu.
To highlight the routing elements associated with one or more selected connections or paths, follow these steps:
Select one or more connections or paths whose routing you want to highlight.
To highlight the routing elements associated with the selected connections or paths, and deselect those connections or paths, click Highlight Routing on the View menu.
To remove highlighting from unselected resources, follow these steps:
Ensure that the resources from which you want to remove highlighting are not selected.
On the View menu, click Clear Unselected Highlights.
To clear unselected connections and paths from the screen, on the View menu, click Clear Unselected Connections/Paths.
|
Note: The Chip Planner provides modifier keys that you can use in conjunction with commands to control which resources are selected. The modifier keys do not change the basic function of the command, they determine only what is selected as a result of the command. |
Displaying timing and delay data
for paths located from the TimeQuest Timing Analyzer:
To display connection delay labels for paths located from TimeQuest Timing Analyzer reports, on the View menu, click Show Delays.
Displaying Routing Congestion:
From the Task list or Layers Settings dialog box, select a preset that uses the Routing Utilization background color map.
In the Routing Utilization Settings dialog box, select the interconnect types you want to display. The bar graph displays the percentage utilization for the selected interconnect types.
To have the Chip Planner highlight areas with routing congestion greater than a specified threshold, follow these steps:
Use the slider or the percentage-entry field in the Routing Congestion Settings dialog box to specify a threshold value for determining routing congestion.
Click OK. The Chip Planner highlights in red all areas where routing congestion exceeds the specified threshold value.
To
switch between the summary tooltip and the detailed tooltip, on
the View menu, click Detailed
Tooltip.
|
Note: The detailed tooltip displays more information than the summary tooltip. For a logic element in a LAB, the summary tooltip identifies the logic element and indicates the number of associated atoms, input terms, and output terms; the detailed tooltip also displays the assignments for each of the associated atoms, input terms, and output terms. |
To copy a tooltip to the clipboard, right-click a selected resource, and then click Copy Tooltip.
Selecting and filtering multiple
resources:
You can select multiple resources with the mouse alone or the mouse in combination with specific keyboard keys. In addition, you can filter the selection by specifying that only members of a particular resource type are selected, or by specifying that members of a particular resource type are removed.
To select multiple resources, perform one of the following actions:
Action |
Result |
Ctrl + Click or Shift + Click |
Adds the clicked resource to the current selection. |
Click and Hold, Drag right-to-left to form a selection rectangle, Release |
Adds all resources that are fully or partially contained in the selection rectangle to the current selection. |
Click and Hold, Drag left-to-right to form a selection rectangle, Release |
Adds all resources fully contained in the selection rectangle to the current selection. |
To display a list of the selected resources, on the View menu, click Properties.
To filter multiple selections, follow these steps:
To filter selections based on resource types that you want to keep, right-click one or more resources, point to Filter Selection, point to Keep, and then click one of the Keep/Remove commands to specify the resource type to keep.
To filter selections based on resource types that you want to remove, right-click one or more resources, point to Filter Selection, point to Remove, and then click one of the Keep/Remove commands to specify the resource type to remove.
Displaying source or destination
resources for a selected connection or path:
Display a fan-in or fan-out connection using any of the Generate commands, or display a path by locating from the Timing Analyzer report.
To display the source or destination resource of the displayed connection or path, select that connection or path, and then click Go to Source or Go to Destination on the Shortcut menu.
The Bird's Eye View is a separate, nonmodal window, linked to the main Chip Planner window. When you select an area of interest in the Bird's Eye View, the main Chip Planner window automatically refreshes as necessary to display the selected area according to the zoom factor. In addition, it allows you to specify what graphic elements are displayed, in both the Bird's Eye View and the main Chip Planner window.
On the View menu, click Bird's Eye View.
To change which types of graphic elements are displayed in the main window or Bird's Eye View, turn on or off the appropriate layers in the Main Window or Bird's Eye View sections of the Layers Settings dialog box.
To navigate the main Chip Planner window using the Bird's Eye View, follow these steps:
Select any point inside the Bird's Eye View. A rectangle appears at the point you select, and the main view automatically refreshes to display the area delineated by the rectangle.
If you want to change the size of the default rectangle, right-click in the Bird's Eye View and drag the pointer to resize the rectangle.
To pan the main Chip Planner window in any direction, drag the displayed rectangle in the Bird's Eye View. The main view repositions in accordance with the location of the rectangle.
Copyright© 2005-2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.