Skip To Main Content
Intel logo - Return to the home page
My Tools

Select Your Language

  • Bahasa Indonesia
  • Deutsch
  • English
  • Español
  • Français
  • Português
  • Tiếng Việt
  • ไทย
  • 한국어
  • 日本語
  • 简体中文
  • 繁體中文
Sign In to access restricted content

Using Intel.com Search

You can easily search the entire Intel.com site in several ways.

  • Brand Name: Core i9
  • Document Number: 123456
  • Code Name: Alder Lake
  • Special Operators: “Ice Lake”, Ice AND Lake, Ice OR Lake, Ice*

Quick Links

You can also try the quick links below to see results for most popular searches.

  • Product Information
  • Support
  • Drivers & Software

Recent Searches

Sign In to access restricted content

Advanced Search

Only search in

Sign in to access restricted content.
  1. Intel® Products
  2. Intel® FPGA, SoC FPGA and CPLD
  3. Intel® FPGA Intellectual Property
  4. Interface Protocols IP Cores
  5. JESD204B Intel® FPGA IP

The browser version you are using is not recommended for this site.
Please consider upgrading to the latest version of your browser by clicking one of the following links.

  • Safari
  • Chrome
  • Edge
  • Firefox

JESD204B Intel® FPGA IP

Intel provides the JESD204B serial interface in the industry across multiple products –from low-cost or low-power to high-performance FPGAs and SoCs. The JESD204B Intel® FPGA IP is a high-speed point-to-point serial interface for digital-to-analog (DAC) or analog-to-digital (ADC) converters to transfer data to FPGA devices.

Read the F-Tile JESD204B Intel® FPGA IP user guide ›

Read the F-Tile JESD204B Intel® FPGA IP design example user guide ›

Read the JESD204B Intel® FPGA IP user guide ›

Read the JESD204B IP Core design example user guide ›

Watch the JESD204B IP quick start video ›

JESD204B Intel® FPGA IP

The JESD204B Intel® FPGA IP incorporates:

  • Media access control (MAC)—data link layer (DLL) block that controls the link states and character replacement.
  • Physical layer (PHY)—physical coding sublayer (PCS) and physical media attachment (PMA) block.

With our unique implementation of a full transport layer, design engineers no longer need to analyze documentation to integrate or develop a transport layer solution. Intel’s hardware interoperability testing of the JESD204B Intel® FPGA Intellectual Property (IP) core with analog-to-digital converter (ADC) and digital-to-analog converter (DAC) vendors, RFICs, and analog front ends also gets you to market faster.

Features

The JESD204B Intel® FPGA IP core delivers the following key features:

  • Lane rates of up to 12.5 Gbps (characterized and certified to the JESD204B standard), and lane rates up to 19 Gbps for Intel Agilex® 7 E-tile, and up to 20 Gbps for Intel Agilex® 7 F-tile (uncharacterized and not certified to the JESD204B standard).
  • Runtime reconfiguration of JESD parameters (L, M, F, S, N, K, CS, CF, data rate).
  • Base and PHY partitioning for portability.
  • Subclass 0 operating mode for backward compatibility to JESD204A.
  • Subclass 1 and 2 operating modes for deterministic latency support between the ADC/DAC and FPGA.
  • Multidevice synchronization.
  • Serial lane alignment and monitoring.
  • Ability to tune latency in IP core.
  • Transceiver channel sharing for transmitter (TX) and receiver (RX) to optimize transceiver count.
  • Hardware-validated design examples that include transport layer design.

IP Status

 

Ordering Status

Production

Ordering Codes

Intel® FPGA IP JESD204 SUITE

IPS-JESD204 (contains JESD204B, JESD204B-FTILE, JESD204C, JESD204C-FTILE)

View all Show less

Intel has performed JESD204B Intel® FPGA IP hardware validation with converter devices from the following leading vendors. Download hardware checkout reports listed below.

Analog Devices

  • AD9625 - Intel® Stratix® 10 L-Tile (PDF)
  • AD9371 - Intel® Arria® 10 GX (PDF)
  • AD9162 - Intel® Arria® 10 GX (PDF)
  • AD9680 - Intel® Arria® 10 GX/Stratix® V (PDF)
  • AD9250 - Arria® V GT/Arria® V SoC (PDF)
  • AD9625 - Intel® Arria® 10 GX/Stratix® V (PDF)
  • AD6676 - Intel® Arria® 10 GX (PDF)
  • AD9144 - Intel® Arria® 10 GX (PDF)

Texas Instruments

  • ADC12J4000 - Stratix® V (PDF)
  • DAC37J84 - Stratix® V (PDF)

Related Links

Documentation

  • Implementing analog-to-digital converter multi-link designs with Intel® Stratix® 10 JESD204B RX IP Core
  • Implementing analog-to-digital converter multi-link designs with Intel® Arria® 10 JESD204B RX IP Core
  • Implementing JESD204B IP Core system reference design with Nios® II Processor
  • Using the JESD204B MegaCore function in Arria® V devices

Device Support

  • Intel Agilex® 7 FPGAs and SoC FPGAS
  • Intel® Stratix® 10 FPGAs and SoC FPGAs
  • Intel® Arria® 10 FPGAs and SoC FPGAs
  • Intel® Cyclone® 10 GX FPGAs
  • Stratix® V FPGAs
  • Arria® V FPGAs and SoC FPGAs
  • Cyclone® V FPGAs and SoC FPGAs

Note: Texas Instruments' TSW14J57 and TSW14J56 evaluation modules (EVMs) are designed using Intel® Arria® 10 FPGAs and Arria® V FPGAs respectively. All devices from Texas Instruments supported by the TSW14J57EVM and the TSW14J56EVM have been hardware validated to be compatible with the JESD204B Intel® FPGA IP.

Additional Resources

Find IP

Find the right Intel® FPGA Intellectual Property core for your needs.

Technical Support

For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.

IP Evaluation and Purchase

Evaluation mode and purchasing information for Intel® FPGA Intellectual Property cores.

Designing with Intel® FPGA IP

Learn more about designing with Intel® FPGA IP, a large selection of off-the-shelf cores optimized for Intel® FPGAs.

IP Base Suite

Free Intel® FPGA IP Core licenses with an active license for Intel® Quartus® Prime Standard or Pro Edition Software.

Design Examples

Download design examples and reference designs for Intel® FPGA devices.

Contact Sales

Get in touch with sales for your Intel® FPGA product design and acceleration needs.

Show more Show less

† Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

Intel and Quartus are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

Compare Products
  • Company Overview
  • Contact Intel
  • Newsroom
  • Investors
  • Careers
  • Corporate Responsibility
  • Diversity & Inclusion
  • Public Policy
  • © Intel Corporation
  • Terms of Use
  • *Trademarks
  • Cookies
  • Privacy
  • Supply Chain Transparency
  • Site Map
  • Do Not Share My Personal Information

Intel technologies may require enabled hardware, software or service activation. // No product or component can be absolutely secure. // Your costs and results may vary. // Performance varies by use, configuration and other factors. // See our complete legal Notices and Disclaimers. // Intel is committed to respecting human rights and avoiding complicity in human rights abuses. See Intel’s Global Human Rights Principles. Intel’s products and software are intended only to be used in applications that do not cause or contribute to a violation of an internationally recognized human right.

Intel Footer Logo