Energy Analysis User Guide

Download
ID 767268
Date 5/25/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
Energy Analysis User Guide
Energy Analysis User Guide x
Energy Analysis Workflows Build and Manage Energy Analysis Driver Intel® SoC Watch Command-line Tool Options Run Energy Analysis Run Energy Analysis Using Intel® System Studio Energy Analysis Metrics Reference Legal Information
Build and Manage Energy Analysis Driver x
Preparing a Target Linux* System for Energy Analysis Preparing a Target Android* System for Energy Analysis Preparing a Target Windows* System for Energy Analysis
Run Energy Analysis x
View Energy Analysis Data with Intel® VTune™ Profiler Interpret Energy Analysis Data with Intel® VTune™ Profiler
Run Energy Analysis Using Intel® System Studio x
View Energy Analysis Data with Intel® System Studio Import Energy Analysis Results into Intel® System Studio
Energy Analysis Metrics Reference x
Available Core Time C-State See Also D0i<i>x</i> States DRAM Self Refresh Energy Consumed (mJ) Idle Wake-ups P-State S0i<i>x</i> States Temperature Timer Resolution Total Time in C0 State Total Time in Non-C0 States Total Time in S0 State Total Wake-up Count Wake-ups Wake-ups/sec per Core
Energy Analysis User Guide

C-State

C-State residencies are collected from hardware and/or the operating system (OS).

For systems that collect OS C-State residencies, CPU C-states are core power states requested by the Operating System Directed Power Management (OSPM) infrastructure that define the degree to which the processor is "idle".

For systems that collect hardware C-State residencies, CPU C-States are obtained by reading the processor’s MSRs which count the actual time spent in each C-State.

C-States range from C0 to Cn. C0 indicates an active state. All other C-states (C1-Cn) represent idle sleep states where the processor clock is inactive (cannot execute instructions) and different parts of the processor are powered down. As the C-States get deeper, the exit latency duration becomes longer (the time to transition to C0) and the power savings becomes greater.

Parent topic: Energy Analysis Metrics Reference

See Also

Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message