GTS Dynamic Reconfiguration Controller IP User Guide: Agilex™ 5 FPGAs and SoCs
ID
849710
Date
8/11/2025
Public
1. Overview
2. Quick Start Guide
3. Configuring and Generating the IP
4. Integrating the GTS Dynamic Reconfiguration Controller IP With Your Application
5. Designing with the IP Core
6. Designing the IP Solution
7. Sharing Clocking and Applying SDC Constraints
8. Runtime Flow
9. Simulating the IP
10. Validating the IP
11. Appendix A: Functional Description
12. Registers
13. Document Revision History for the GTS Dynamic Reconfiguration Controller IP User Guide
3.1. Configuring the Quartus® Prime Pro Edition Project
3.2. Generating Dynamic Reconfiguration Design and Configuration Profiles
3.3. Generating HDL for Synthesis and Simulation
3.4. Using the Dynamic Reconfiguration Assignment Editor
3.5. Generating HSSI Dynamic Reconfiguration IP
3.6. Generating the Design Example
3.7. Compiling the Design Example
4.1. High-Level Interface Types
4.2. Dependent/Supporting IPs
4.3. Implementing Required Clocking
4.4. Implementing Required Resets
4.5. Implementing Required AVMM Interface
4.6. Control and Status Interface
4.7. Implementing Mux Selector Interface
4.8. Implementing SRC Interface
4.9. Implementing Local AVMM Interface
4.10. Connecting the Interfaces
4.11. Signal Functions
4.12. Integrating the IP With User Logic
4.13. Integrating the IP With Your Board
4.14. Integrating the IP on the Stack With a Software Driver
12.1.1. Register Next ID Configuration 0
12.1.2. Register Next ID Configuration 1
12.1.3. Register Next ID Configuration 2
12.1.4. Register Next ID Configuration 3
12.1.5. Register Next ID Configuration 4
12.1.6. Register Next ID Configuration 5
12.1.7. Register Next ID Configuration 6
12.1.8. Register Next ID Configuration 7
12.1.9. Register Next ID Configuration 8
12.1.10. Register Next ID Configuration 9
12.1.11. Register Next ID Configuration 10
12.1.12. Register Next ID Configuration 11
12.1.13. Register Next ID Configuration 12
12.1.14. Register Next ID Configuration 13
12.1.15. Register Next ID Configuration 14
12.1.16. Register Next ID Configuration 15
12.1.17. Register Next ID Configuration 16
12.1.18. Register Next ID Configuration 17
12.1.19. Register Next ID Configuration 18
12.1.20. Register Next ID Configuration 19
12.1.21. Register Trigger
12.1.22. Register Trigger Status
12.1.23. Register Error Configuration
12.1.24. Register Error Status
3.6.1. Generated Directory Structure and Files
The GTS Dynamic Reconfiguration Controller IP contains the following generated files for testbench, simulation, and hardware design example files.
Figure 21. Directory Structure for GTS Dynamic Reconfiguration Controller IP Design Example
Directory/File | Description |
---|---|
Key Testbench and Simulation Files for DPHY (PMA/FEC Direct) Designs | |
<design_example_dir>/example_testbench/gts_dphy_dr_ed_hw.qsf | Quartus® Prime setting file. |
<design_example_dir>/example_testbench/basic_avl_tb.top.sv | Top-level testbench file. The testbench instantiates the DUT wrapper and runs verilog HDL tasks to generate and accept packets. |
<design_example_dir>/hardware_test_design/gts_dphy_dr_ed_hw.sv | DUT wrapper that instantiates DUT and packet client testbench components. |
<design_example_dir>/example_testbench/common | Hardware design example support files |
<design_example_dir>/example_testbench/run_riviera.do | Simulation script file for Riviera-PRO* simulator.
Note: Design example for CPRI to Ethernet is not supported on Riviera-PRO* .
|
<design_example_dir>/example_testbench/run_vsim.do | Simulation script file for QuestaSim* simulator. |
<design_example_dir>/example_testbench/run_xcelium.do | Simulation script file for Xcelium* Simulator.
Note: Design example for CPRI to Ethernet is not supported on Xcelium* .
|
<design_example_dir>/example_testbench/run_ncsim.do | Simulation script file for Cadence NCSim Simulator. |
Key Testbench and Simulation Files for Ethernet to CPRI Multirate Designs | |
<design_example_dir>/example_testbench/basic_avl_tb_top.sv | Top-level testbench file. The testbench instantiates the DUT wrapper and runs Verilog HDL tasks to generate and accept packets. |
<design_example_dir>/example_testbench/combo_dr_ed_dut.sv | Top wrapper that instantiates Ethernet and CPRI PHY Multirate DUT and other testbench components. |
File Names | Description |
---|---|
Key Hardware Test Design Files for DPHY (PMA/FEC Direct) Example Design | |
<design_example_dir>/hardware_test_design/gts_dphy_dr_ed_hw.qpf | Quartus® Prime project file. |
<design_example_dir>/hardware_test_design/gts_dphy_dr_ed_hw.qsf | Quartus® Prime project settings file. |
<design_example_dir>/hardware_test_design/gts_dphy_dr_ed_hw.sdc | Synopsys Design Constraints file. You can copy and modify this file for your own Agilex™ 5 device. |
<design_example_dir>/hardware_test_design/gts_dphy_dr_ed_hw.sv | Top hardware design file. This file instantiates DUT, JTAG, AVMM, Reset release IP and test CSR. |
<design_example_dir>/hardware_test_design/hwtest/main_script.tcl | Main script to run hardware test using the system console. |
<design_example_dir>/hardware_test_design/hwtest/src/parameter.tcl | Stores the configurable variables of the test script. JTAG ID, desired dynamic reconfiguration sequences of the test can be modified through the variables in this file. |
For Ethernet to CPRI Multirate Designs | |
<design_example_dir>/example_testbench/combo_gts_hw.qpf | Altera Quartus Prime project file for simulation. You need to compile this project to generate the DR simulation file (dr_top.sv, mif file) at the proper location for simulation. |
<design_example_dir>/hardware_test_design/combo_gts_hw.qsf | Altera Quartus Prime project file for hardware. You need to compile this project to generate the DR hardware file (dr_top.sv, mif file) at the proper location for hardware. |
<design_example_dir>/example_testbench/combo_gts_hw.qsf | Altera Quartus Prime project settings file. |
<design_example_dir>/hardware_test_design/combo_gts_hw.qsf | Altera Quartus Prime project settings file. |
<design_example_dir>/hardware_test_design/combo_gts_hw.sv | Top hardware design file. This file instantiates the GTS Combo Ethernet to CPRI Dynamic Reconfiguration DUT Wrapper and Control and Status Interface. |
<design_example_dir>/hardware_test_design/combo_dr_ed_csr.sv | Combo Ethernet to CPRI Dynamic Reconfiguration Control and Status Interface Wrapper. |
<design_example_dir>/hardware_test_design/combo_gts_hw.sdc | Synopsys Design Constraints file. You can copy and modify this file for your own GTS device. |
common_files_list.f | CPRI data generation and checker RTL file list. |
<design_example_dir>/hardware_test_design/hwtest/main_script.tcl | Main file for accessing System Console. |
<design_example_dir>/hardware_test_design/hwtest/src/parameter.tcl | Stores the configurable variables of the test script. The JTAG ID and the desired dynamic reconfiguration sequences for the test can be modified through the variables in this file. |