1. GTS SDI II IP Quick Reference
2. GTS SDI II IP Overview
3. GTS SDI II IP Core Getting Started
4. GTS SDI II IP Parameters
5. GTS SDI II IP Core Functional Description
6. GTS SDI II IP Core Signals
7. GTS SDI II IP Core Design Considerations
8. Design Limitations and Known Issues
9. GTS SDI II IP Core Testbench and Design Examples
10. Document Revision History for the GTS SDI II IP User Guide
5.3.1. Insert Line
5.3.2. Insert/Check CRC
5.3.3. Insert Payload ID
5.3.4. Match TRS
5.3.5. Scrambler
5.3.6. TX Sample
5.3.7. Clock Enable Generator
5.3.8. RX Sample
5.3.9. Detect Video Standard
5.3.10. Detect 1 and 1/1.001 Rates
5.3.11. Transceiver Controller
5.3.12. Descrambler
5.3.13. TRS Aligner
5.3.14. 3Gb Demux
5.3.15. Extract Line
5.3.16. Extract Payload ID
5.3.17. Detect Format
5.3.18. Sync Streams
5.3.19. Convert SD Bits
5.3.20. Insert Sync Bits
5.3.21. Remove Sync Bits
8. Design Limitations and Known Issues
Known Issue: Observe High Bit-Error Rates on Recovered Data
Due to a problem in the Quartus® Prime Pro Edition software version 24.3 and onwards, you may observe high bit-error rates on recovered data when generating a pathological pattern using the SDI II IP design example.
No workaround to this problem that exists in the current release of the Quartus® Prime Pro Edition software.
Known Issue: Video Flickering or White Display at P48Hz Refresh in SDI VCXO Design
When using the SDI VCXO design with a P48Hz refresh rate, you may experience video flickering or a white screen display. This issue is specific to the P48Hz refresh setting and does not occur at other refresh rates.
Resolution: This issue is acknowledged and will be addressed in the future release of the IP.