Intel® Simics® Simulator for Intel® FPGAs: Agilex™ 5 Virtual Platform User Guide
ID
786901
Date
1/23/2025
Public
A newer version of this document is available. Customers should click here to go to the newest version.
1. About This Document
2. Agilex™ 5 Intel® Simics® Virtual Platforms
3. Agilex™ 5 Universal Virtual Platform Component Intel® Simics® Models
4. Running a Simulation with the Agilex™ 5 HPS Model
5. Supported Use Cases
6. Troubleshooting Issues When Migrating Software from Intel® Simics® to Hardware
A. Document Revision History for Intel Simics Simulator for Intel FPGAs Agilex 5 Virtual Platform User Guide
2.1.3.1. Boot-To-Operating System Prompt
2.1.3.2. Basic Ethernet
2.1.3.3. CPU Power-On and Boot Core Selection
2.1.3.4. Reset Flow
2.1.3.5. General Purpose I/O (GPIO) Loopback
2.1.3.6. USB Disks Hot-Plug Support
2.1.3.7. On-Chip Memory IP FPGA Fabric Example Design
2.1.3.8. FPGA-to-HPS Bridges
2.1.3.9. Exercising Peripheral Subsystem in FPGA Fabric Design
2.1.3.10. USB Controller Host/Device Mode Configuration
2.1.3.11. Agilex™ 5 HPS Component and Stepping Silicon Features Selection
1. About This Document
Updated for: |
---|
Intel® Quartus® Prime Design Suite 24.3.1 |
This document describes the Intel® Simics® virtual platform for the Agilex™ 5 SoC FPGA hard processor system (HPS). It also describes the Intel® Simics® models of the Agilex™ 5 SoC FPGA that the virtual platforms use. The current version of the virtual platform that this document describes supports the model of the Agilex™ 5 E-Series and Agilex™ 5 D-Series devices.
Use this document to learn about the architecture of the supported virtual platforms, including information about the main building blocks that integrate them, and how to start an Intel® Simics® simulation.
Tip: Only one virtual platform is currently available for the Agilex™ 5 SoC FPGA.