F-Tile Triple-Speed Ethernet IP Design Example User Guide

Download PDF
ID 781679
Date 9/29/2025
Public
Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with F-Tile FGT Transceiver 3. F-Tile Triple-Speed Ethernet IP Design Example User Guide Archive 4. Document Revision History for the F-Tile Triple-Speed Ethernet IP Design Example User Guide
1. Quick Start Guide x
1.1. Directory Structure 1.2. Generating the Design Example 1.3. Simulating the F-Tile Triple-Speed Ethernet IP Design Example Testbench 1.4. Compiling and Configuring the Design Example in Hardware
1.2. Generating the Design Example x
1.2.1. Design Example Parameters
2. 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with F-Tile FGT Transceiver x
2.1. Features 2.2. Hardware and Software Requirements 2.3. Functional Description 2.4. Simulation 2.5. Hardware Testing 2.6. Interface Signals
2.3. Functional Description x
2.3.1. Design Components
2.4. Simulation x
2.4.1. Testbench
2.5. Hardware Testing x
2.5.1. Test Procedure
1. Quick Start Guide
2. 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with F-Tile FGT Transceiver
3. F-Tile Triple-Speed Ethernet IP Design Example User Guide Archive
4. Document Revision History for the F-Tile Triple-Speed Ethernet IP Design Example User Guide

2.6. Interface Signals

Table 6.  Interface Signals for 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with F-Tile FGT Transceiver
Signal Direction Description
pll_refclk0 Input

Reference clock for SYSPLL. Set this clock to 156.25 MHz.
reg_clk Input Clock for configuring CSR registers.
tx_serial_data Output Positive signal for the transmitter serial data.
tx_serial_data_n Output Negative signal for the transmitter serial data.
rx_serial_data Input Positive signal for the receiver serial data.
rx_serial_data_n Input Negative signal for the receiver serial data.
Level Two Title