High Bandwidth Memory (HBM2E) Interface Agilex™ 7 M-Series FPGA IP Design Example User Guide
ID
773266
Date
3/18/2025
Public
1. About the High Bandwidth Memory (HBM2E) Interface FPGA IP Design Example User Guide
2. High Bandwidth Memory (HBM2E) Interface FPGA IP Design Example Quick Start Guide
3. High Bandwidth Memory (HBM2E) Interface FPGA IP Design Example Description
4. Document Revision History for High Bandwidth Memory (HBM2E) Interface FPGA IP Design Example User Guide
2.1. Creating an Quartus® Prime Project for Your HBM2E System
2.2. Configuring the High Bandwidth Memory (HBM2E) Interface FPGA IP
2.3. Generating the High Bandwidth Memory (HBM2E) Interface FPGA IP Design Example for Synthesis and Simulation
2.4. Compiling and Programming the Agilex™ 7 M-Series High Bandwidth Memory (HBM2E) Interface FPGA IP Design Example
2.5. Using the HBM2E Design Example with the Test Engine IP
2.6. Enabling and Using the HBM2E Design Example with the Performance Monitor
2.7. Using the AXI4-Lite-enabled HBM2E Design Example in Hardware and Simulation
2.8. Simulating the High Bandwidth Memory (HBM2E) Interface FPGA IP
2.8.1. High Bandwidth Memory (HBM2E) Interface FPGA IP Example Design For Simulation
2.8.2. Simulating High Bandwidth Memory (HBM2E) Interface FPGA IP with Synopsys VCS*
2.8.3. Simulating the HBM2E FPGA IP with ModelSim SE
2.8.4. Simulating the HBM2E FPGA IP with Cadence* Xcelium Parallel Simulator
2.8.5. Simulating High Bandwidth Memory (HBM2E) Interface IP Instantiated in Your Project
2.7. Using the AXI4-Lite-enabled HBM2E Design Example in Hardware and Simulation
When you compile the AXI4-Lite-enabled design example, the test engine IP configures the fixed traffic pattern for the AXI4-Lite driver.
You cannot change or modify the traffic pattern for the AXI4-Lite driver.
The design example does not generate any AXI4-Lite driver in this directory, however it sets the 0th number of driver as the default AXI4-Lite driver; hence in this type of design you see only main-band drivers in the design example directory.
When you run the AXI4-Lite-enabled design in simulation, you see the passing status for driver 0, which is the AXI4-Lite specific driver. The current release of the IP is limited, insofar as you cannot check the driver status for the AXI4-lite driver on hardware; however, you can use the AXI4-Lite driver register space to communicate with the Universal Interface Block (UIB) MMR.