F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide

Download PDF
ID 758946
Date 3/31/2025
Public
Document Table of Contents
Document Table of Contents x
1. About the F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide 2. About this IP 3. Getting Started 4. F-Tile Low Latency 50G Ethernet Intel® FPGA IP Parameters 5. Functional Description 6. Reset 7. Interfaces and Signal Descriptions 8. Control, Status, and Statistics Register Descriptions 9. Document Revision History for the F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide
2. About this IP x
2.1. Release Information 2.2. Features 2.3. Device Family Support 2.4. Performance and Resource Utilization
3. Getting Started x
3.1. Installing and Licensing Intel® FPGA IPs 3.2. Specifying the IP Parameters and Options 3.3. Simulating the IP 3.4. Generated File Structure 3.5. Integrating Your IP in Your Design 3.6. Compiling the Full Design and Programming the FPGA
3.1. Installing and Licensing Intel® FPGA IPs x
3.1.1. Intel® FPGA IP Evaluation Mode
3.5. Integrating Your IP in Your Design x
3.5.1. Pin Assignments 3.5.2. Adding the F-Tile Reference and System PLL Clocks Intel® FPGA IP 3.5.3. Placement Settings for the 50G Ethernet Intel FPGA IP
5. Functional Description x
5.1. F-Tile Low Latency 50G Ethernet Intel® FPGA IP Functional Description 5.2. User Interface to Ethernet Transmission
5.1. F-Tile Low Latency 50G Ethernet Intel® FPGA IP Functional Description x
5.1.1. F-Tile Low Latency 50G Ethernet Intel® FPGA IP TX MAC Datapath 5.1.2. 50 GbE TX PCS 5.1.3. F-Tile Low Latency 50G Ethernet Intel® FPGA IP RX MAC Datapath 5.1.4. Link Fault Signaling Interface 5.1.5. 50 GbE RX PCS 5.1.6. Flow Control
5.1.1. F-Tile Low Latency 50G Ethernet Intel® FPGA IP TX MAC Datapath x
5.1.1.1. Frame Padding 5.1.1.2. Preamble Insertion 5.1.1.3. Inter-Packet Gap Generation and Insertion 5.1.1.4. Frame Check Sequence (CRC32) Insertion
5.1.3. F-Tile Low Latency 50G Ethernet Intel® FPGA IP RX MAC Datapath x
5.1.3.1. IP Preamble Processing 5.1.3.2. IP Malformed Packet Handling 5.1.3.3. Length/Type Field Processing
5.1.3.3. Length/Type Field Processing x
5.1.3.3.1. Length Checking 5.1.3.3.2. RX CRC Checking and Dynamic Forwarding
5.1.6. Flow Control x
5.1.6.1. TX Pause/PFC Flow Control Frame Transmission Request 5.1.6.2. XON/XOFF Pause Frames
5.2. User Interface to Ethernet Transmission x
5.2.1. Order of Transmission 5.2.2. Bit Order For TX and RX Datapaths
7. Interfaces and Signal Descriptions x
7.1. TX MAC Interface to User Logic 7.2. RX MAC Interface to User Logic 7.3. Transceivers 7.4. Transceiver Reconfiguration Signals 7.5. Avalon® Memory-Mapped Management Interface 7.6. Miscellaneous Status and Debug Signals 7.7. Flow Control Signals 7.8. Clock Signals 7.9. Reset Signals
8. Control, Status, and Statistics Register Descriptions x
8.1. TX MAC Registers 8.2. RX MAC Registers 8.3. Pause/PFC Flow Control Registers 8.4. Statistics Registers 8.5. Hard IP Registers
8.4. Statistics Registers x
8.4.1. Statistics Registers
1. About the F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide
2. About this IP
3. Getting Started
4. F-Tile Low Latency 50G Ethernet Intel® FPGA IP Parameters
5. Functional Description
6. Reset
7. Interfaces and Signal Descriptions
8. Control, Status, and Statistics Register Descriptions
9. Document Revision History for the F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide

8.5. Hard IP Registers

The Ethernet Reconfiguration interface (reconfig_eth) provides access to the Ethernet Hard IP Avalon® memory-mapped interface space. All addresses are byte-based addresses even though the register description specifies 32 bit boundary. Refer to the F-Tile Ethernet Hard IP Register Map to view the register map and register descriptions.

The Transceiver Reconfiguration interface provides access to the control and status registers of the Agilex™ 7 and Agilex™ 9 F-Tile transceiver. Refer to the F-Tile Architecture and PMA and FEC Direct PHY IP User Guide for information about the transceiver register map and register descriptions.

Table 26.  Hard IP Registers
Address Name Description Access
0x0104 qhip_scratch Scratch register. 32 bits of scratch register space for testing. RW
0x010C eth_reset_status IP reset status register. Not sticky bit, Includes the following fields:
  • Bit[0]: rst_ack_n
  • Bit[1]: tx_rst_ack_n
  • Bit[2]: rx_rst_ack_n
RO
0x0110 o_tx_pll_locked TX PLL locked bit [7:0]. TX PLL used by the corresponding physical lane is locked. RO
0x0118 pcs_status PCS status. Includes the following field:
  • Bit[2]: tx_lanes_stable
  • Bit[3]: rx_pcs_ready
RO
0x0128 clk_tx_khz i_clk_tx clock frequency in KHz. RO
0x012C clk_rx_khz i_clk_rx clock frequency in KHz. RO
0x0130 clk_pll_khz o_clk_pll clock frequency in KHz. RO
0x0134 clk_tx_div_khz o_clk_tx_div clock frequency in KHz. RO
0x0138 clk_rec_div64_khz o_clk_rec_div64 clock frequency in KHz. RO
0x013C clk_rec_div_khz o_clk_rec_div clock frequency in KHz. RO
0x6070 e25g_s0_xcvrif_reg_12 TX-RX loopback enable. This does not include UX/BK mapping. Includes the following field:
  • Bit[0]: lpbk_en
RW
Related Information
Level Two Title