1. About the F-Tile 25G Ethernet Intel FPGA IP User Guide
2. About this IP
3. Getting Started
4. F-Tile 25G Ethernet IP Parameters
5. Functional Description
6. Reset
7. Interfaces and Signal Descriptions
8. Control, Status, and Statistics Register Descriptions
9. F-Tile 25G Ethernet IP User Guide Archive
10. Document Revision History for the F-Tile 25G Ethernet IP User Guide
7.1. TX MAC Interface to User Logic
7.2. RX MAC Interface to User Logic
7.3. Transceivers
7.4. Transceiver Reconfiguration Signals
7.5. Avalon® Memory-Mapped Management Interface
7.6. Dynamic Reconfiguration Interface Signals
7.7. Miscellaneous Status and Debug Signals
7.8. Clock Signals
7.9. Reset Signals
7.8. Clock Signals
The F-Tile Reference and System PLL Clocks IP is required to generate i_clk_ref and i_clk_sys input clocks that drive this IP core.
Signal Name | Direction | Width | Description |
---|---|---|---|
i_clk_ref | Input | 1 | 156.25 MHz transceiver reference clock. You must specify this frequency in the F-Tile Reference and System PLL Clock IP FGT refclk frequency IP parameter. Connect this signal to the out_refclk_fgt_<i> output signal of the F-Tile Reference and System PLL Clocks IP. |
i_clk_sys | Input | 1 | 805.6640625 MHz Ethernet system clock. You must specify this frequency in the F-Tile Reference and System PLL Clock IP Mode of system PLL IP parameter. Connect this signal to the out_systempll_clk_<i> signal of the F-Tile Reference and System PLL Clocks IP. |