Visible to Intel only — GUID: smh1649972379599
Ixiasoft
4.1. Types of Questa* Intel® FPGA Edition Commands
4.2. Commands to Invoke Questa* Intel® FPGA Edition
4.3. Commands to Compile, Elaborate, and Simulate
4.4. Why You Should Only Use Precompiled Questa Intel FPGA Edition Libraries
4.5. Generating a msim_setup.tcl Simulation Script for RTL Simulation
4.6. Performing RTL Simulation with Questa* Intel® FPGA Edition
4.7. Performing Gate-Level Simulation with Questa* Intel® FPGA Edition
4.3.1.1. Compilation Example 1: Compile File foo.sv into a Logical Library
4.3.1.2. Compilation Example 2: Compile File design1.sv to Default Library (work)
4.3.1.3. Compilation Example 3: Compile All .sv Files into Logical Library foo
4.3.1.4. Compilation Example 4: Compile File foo.sv into Work with Verilog Macro FAST Set to 1
4.3.1.5. Compilation Example 5: File my_pkg.sv Defines SystemVerilog Package my_pkg and File foo.sv Imports my_pkg
4.3.1.6. Compilation Example 6: File my_pkg.sv Defines Systemverilog Package my_pkg and File foo.sv Imports my_pkg
4.3.4.1. Simulation Example 1: Run Simulation Until the End, while Capturing Waveforms of All Top-Level Signals in the Testbench
4.3.4.2. Simulation Example 2: Run Simulation for 30 Milliseconds, while Capturing Waveforms of All Top-Level Signals in the Hierarchy
4.3.4.3. Simulation Example 3: Run Simulation Until the End, while Capturing Waveforms of Top-Level Design Instance
4.7.1. Post-Synthesis and Post-Fit Netlists for Simulation
4.7.2. Files Required for Gate-Level Simulation
4.7.3. Step 1: Generate Gate-Level Netlists for Simulation
4.7.4. Step 2: Identify Simulation Files and Compilation Options for Gate-Level Simulation
4.7.5. Step 3: Determine Elaboration Options for Gate-Level Simulation
4.7.6. Step 4: Assemble and Run the Gate-Level Simulation Script
Visible to Intel only — GUID: smh1649972379599
Ixiasoft
2.2. Accessing Siemens EDA-Provided Simulator Documentation
Use the following method to access the Siemens EDA-provided Questa* Intel® FPGA Edition User Guide. This document provides a full reference to all Questa* Intel® FPGA Edition simulator commands and options.
- Launch the Questa* Intel® FPGA Edition GUI. You can launch the application at the command line by running the vsim command without arguments, as Commands to Invoke Questa Intel FPGA Edition describes.
- From the Help menu, click on the Questa* Intel® FPGA Edition PDF bookcase menu item to open the PDF for the user guide.
Note: The PDF user guide and other PDF documentation is in the <installation>/docs/pdf_docs directory, where <installation> is the Questa* Intel® FPGA Edition installation location.