A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: mwh1410384120939
Ixiasoft
Visible to Intel only — GUID: mwh1410384120939
Ixiasoft
1.1.1. System Debugging Tools Comparison
Tool | Description | Typical Usage |
---|---|---|
System Console and Debugging Toolkits |
|
|
Signal Tap logic analyzer |
|
You have spare on-chip memory and you want functional verification of a design running in hardware. |
Simulation-Aware Signal Tap |
|
|
Signal Probe | Incrementally routes internal signals to I/O pins while preserving results from the last place-and-routed design. | You have spare I/O pins and you want to check the operation of a small set of control pins using either an external logic analyzer or an oscilloscope. |
Logic Analyzer Interface (LAI) |
|
You have limited on-chip memory and a large set of internal data buses to verify using an external logic analyzer. Logic analyzer vendors, such as Tektronics* and Agilent*, provide integration with the tool to improve usability. |
In-System Sources and Probes | Provides an easy way to drive and sample logic values to and from internal nodes using the JTAG interface. Provides real-time slow sampling capability. | You want to prototype the FPGA design using a front panel with virtual buttons. |
In-System Memory Content Editor | Displays and allows you to edit on-chip memory. | You want to view and edit the contents of on-chip memory that is not connected to a Nios® II processor. You can also use the tool when you do not want to have a Nios® II debug core in your system. |
Virtual JTAG Interface | Allows you to communicate with the JTAG interface so that you can develop custom applications. | You want to communicate with custom signals in your design. |
Refer to the following for more information about launching and using the available debugging toolkits: