SDI II Intel® Cyclone 10 GX FPGA IP Design Example User Guide

ID 683815
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

2.2. Serial Loopback Design Examples

The serial loopback design examples demonstrate simplex and duplex channel modes.
Figure 13. Serial Loopback with Simplex Mode Block Diagram
Figure 14. Serial Loopback with Simplex Mode Clocking Scheme
Figure 15. Serial Loopback with Duplex Mode Block Diagram
Figure 16. Serial Loopback with Duplex Mode Clocking Scheme

Did you find the information on this page useful?

Characters remaining:

Feedback Message