F-Tile Ethernet Intel® FPGA Hard IP Design Example User Guide

ID 683804
Date 7/09/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.3.2. Fast Sim Model for FHT Variants

To provide a reduction in a real-time simulation duration, you can utilize a Fast Sim model in your design example testbench. For FHT variants, the model is enabled by a macro in the simulation run script.
To enable the Fast Sim model, add the following macro to your simulation run script:
BK_FASTSIM_MODEL

The macro appears in the design example simulation scripts for all the simulators only when you select FHT, and it is only applicable for FHT variants.

Note: The design example simulation script enables the macro by default for all FHT variants except for the variants with PTP enabled. The macro is not enabled by default in PTP variations since it impacts the timestamp accuracy in simulation. You can enable the macro in your PTP simulation scripts to do a general functionality check.