F-Tile Serial Lite IV Intel® FPGA IP Release Notes

ID 683767
Date 9/26/2022

1.4. F-Tile Serial Lite IV Intel® FPGA IP v4.0.0

Table 4.  v4.0.0 2021.12.13
Intel® Quartus® Prime Version Description Impact

Updated the building block setting for the FHT variants to accommodate Rules Based Configuration (RBC) requirements.

To ensure a successful support-logic generation flow in your design, you must upgrade your IP core.
Updated the building block settings to accommodate the placements of both TX and RX on the same channel for the Avalon® memory-mapped interface simplex merging feature.

Did you find the information on this page useful?

Characters remaining:

Feedback Message