A newer version of this document is available. Customers should click here to go to the newest version.
1. About the 5G Polar Intel® FPGA IP
|Intel® Quartus® Prime Design Suite 20.3|
|IP Version 1.0.0|
The IP comprises:
- Polar encoder and polar list decoder with a list size of 4 or 8
- Interleaver and deinterleaver
- CRC encoder and decoder
Polar codes represent a new emerging class of error-correcting codes with power to approach the capacity of a discrete memoryless channel based on the recent invention by Arikan. This new code family is based on a channel polarization concept transforming independent channels into synthesized or polarized channels with different reliabilities: the good and the bad channels. The IP recursively applies such polarization transformation over the resulting channels such that the channels are polarized. The polarized channel encoder transmits information bits (i.e., free bits) over the noiseless channels while assigning fixed bits (i.e., frozen bits) to the noisy ones.
Did you find the information on this page useful?