Serial Lite IV Intel® FPGA IP Release Notes

Download
ID 683714
Date 2/17/2023
Public
Document Table of Contents
Document Table of Contents x
1. Serial Lite IV Intel® FPGA IP Release Notes
1. Serial Lite IV Intel® FPGA IP Release Notes x
1.1. Serial Lite IV Intel FPGA IP v4.0.0 1.2. Serial Lite IV Intel FPGA IP v1.3.1 1.3. Serial Lite IV Intel FPGA IP v1.2.0 1.4. Serial Lite IV Intel FPGA IP v1.1.0 1.5. Serial Lite IV Streaming Intel FPGA IP v1.0.0 1.6. Serial Lite IV Intel® FPGA IP User Guide Archives 1.7. Serial Lite IV Intel® Agilex™ FPGA IP Design Example User Guide Archives 1.8. Serial Lite IV Intel® Stratix® 10 FPGA IP Design Example User Guide Archives
1. Serial Lite IV Intel® FPGA IP Release Notes

1.2. Serial Lite IV Intel FPGA IP v1.3.1

Table 2.  v1.3.1 2021.04.01
Intel® Quartus® Prime Version Description Impact
21.1
  • Added the following new parameters:
    • Preserve unused transceiver channels for PAM4

      Turning on this parameter preserves unused transceiver channels for PAM4 mode.

    • Reference clock frequency for preserved channels

      Setting the clock frequency of reference clock for the unused preserved channels

  • Added new interface signal:
    • xcvr_ref_clk_1

      Transceiver reference clock used for preservation of unused transceiver channels. This clock is only applicable in PAM4 mode when you turn on Preserve unused transceiver channels for PAM4 in the IP parameter editor. In NRZ mode, this clock is available by default.

  • Updated the Transceiver data rate value for PAM4 mode in theSerial Lite IV IP parameter editor from 32.0 Gbps to 32.5 Gbps.
If you do not upgrade your IP, it does not have these new features.
Related Information
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message