Intel® Agilex™ Configuration User Guide

ID 683673
Date 1/14/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.7.3.1. Controlling Avalon-ST Configuration with PFL II IP Core

The PFL II IP core in the host determines when to start the configuration process, read the data from the flash memory device, and configure the Intel® Agilex™ device using the Avalon-ST configuration scheme.
Figure 27. FPGA Configuration with Flash Memory Data

You can use the PFL II IP core to either program the flash memory devices, configure your FPGA, or both. To perform both functions, create separate PFL II functions if any of the following conditions apply to your design:

  • You modify the flash data infrequently.
  • You have JTAG or In-System Programming (ISP) access to the configuration host.
  • You want to program the flash memory device with non-Intel FPGA data, for example initialization storage for an ASSP. You can use the PFL II IP core to program the flash memory device for the following purposes:
    • To write the initialization data
    • To store your design source code to implement the read and initialization control with the host logic