L-Tile and H-Tile Avalon® Memory-mapped Intel® FPGA IP for PCI Express* User Guide

ID 683667
Date 4/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.1. Device Capabilities

Table 18.  Device Registers

Parameter

Possible Values

Default Value

Address

Description

Maximum payload sizes supported

128 bytes

256 bytes

512 bytes

512 bytes

0x074

Specifies the maximum payload size supported. This parameter sets the read-only value of the max payload size supported field of the Device Capabilities register.

A 128-byte read request size results in the lowest latency for typical systems.