Intel® Stratix® 10 Analog to Digital Converter User Guide

ID 683612
Date 2/09/2021
Public
Document Table of Contents

2.2.3. Temperature Sensor Channels and Locations

The Intel® Stratix® 10 internal TSDs are located in the core fabric, transceiver tiles, and HBM2 stacks. The external TSDs are available in the core fabric and transceiver tiles.
  • To read the internal TSDs, specify the channels to sample in the cmd_data signal to the Temperature Sensor IP core.
  • To read the external TSDs, connect external temperature sensors to the designated TEMPDIODE pin.
Figure 5. Locations and Channel Numbers of Intel® Stratix® 10 TSDsThis diagram shows the temperature sensor channel locations from a package bottom view. Each transceiver tile in the diagram is labeled using the bank number of one of its transceiver banks.


Note: The availability of the transceiver tiles and HBM2 stacks varies among Intel® Stratix® 10 devices. To identify the location—and availability—of a transceiver tile, find the location of one of its transceiver banks in the Intel® Quartus® Prime Pin Planner. For example, in the Intel® Stratix® 10 GX 400, TX 400, or SX 400 device, the internal TSD channels are CH0 for the core fabric and CH1 for the single transceiver tile.
Table 3.  Internal TSD Channels and External TSD Pins
Internal TSD Channel External TSD
Pin Device and Package Support
CH0

TEMPDIODEp[0]

TEMPDIODEn[0]

All Intel® Stratix® 10 devices and packages.
CH1

TEMPDIODEp[1]

TEMPDIODEn[1]

All Intel® Stratix® 10 devices and packages.
CH2

TEMPDIODEp[2]

TEMPDIODEn[2]

Support of these external TSDs depends on availability of the transceiver tile.

However, regardless of transceiver tile availability, these external TSDs are not supported in the NF43, UF50, and HF55 packages of the following devices:

  • GX 850 and SX 850
  • GX 1100 and SX 1100
  • GX 1650 and SX 1650
  • GX 2100 and SX 2100
  • GX 2500 and SX 2500
  • GX 2800 and SX 2800
  • GX 4500 and SX 4500
  • GX 5500 and SX 5500

For the listed devices, use the Temperature Sensor IP core to read the internal TSD channels.

CH3

TEMPDIODEp[3]

TEMPDIODEn[3]

CH4

TEMPDIODEp[4]

TEMPDIODEn[4]

CH5

TEMPDIODEp[5]

TEMPDIODEn[5]

CH6

TEMPDIODEp[6]

TEMPDIODEn[6]

CH7 The high-bandwidth DRAM memory (HBM2) stacks do not feature external TSDs. Use the internal TSD channels.
CH8

Did you find the information on this page useful?

Characters remaining:

Feedback Message