DisplayPort Intel® Cyclone 10 GX FPGA IP Design Example User Guide
ID
683603
Date
9/02/2022
Public
A newer version of this document is available. Customers should click here to go to the newest version.
2.1. Intel® Cyclone® 10 GX DisplayPort SST Parallel Loopback Design Features
2.2. Intel® Cyclone® 10 GX DisplayPort MST Parallel Loopback Design Features
2.3. Intel® Cyclone® 10 GX DisplayPort SST TX-only or RX-only Design Features
2.4. Enabling Adaptive Sync Support
2.5. Design Components
2.6. Clocking Scheme
2.7. Interface Signals and Parameter
2.8. Hardware Setup
2.9. Simulation Testbench
2.10. DisplayPort Transceiver Reconfiguration Flow
2.11. Transceiver Lane Configurations
1.2. Hardware and Software Requirements
Intel uses the following hardware and software to test the design example.
Hardware
- Intel® Cyclone® 10 GX FPGA Development Kit
- DisplayPort Source (Graphics Processing Unit (GPU))
- DisplayPort Sink (Monitor)
- Bitec DisplayPort FMC daughter card (Revisions 8.0 to 11.0)
- DisplayPort cables
Software
- Intel® Quartus® Prime Pro Edition (for hardware testing)
- ModelSim* - Intel® FPGA Edition, ModelSim* - Intel® FPGA Starter Edition, (Verilog only), Riviera-PRO* , Xcelium* or VCS* (Verilog only)/ VCS* MX simulator