Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP User Guide

Download PDF
ID 683510
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP Overview
1. Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP Overview x
1.1. Device Family Support 1.2. Commands and Responses 1.3. Mailbox Client with Avalon® Streaming Interface Intel FPGA IP User Guide Document Archives 1.4. Document Revision History for the Mailbox Client with Avalon® Streaming Interface Intel FPGA IP User Guide
1.1. Device Family Support x
1.1.1. Parameters 1.1.2. Interfaces
1.1.2. Interfaces x
1.1.2.1. Clock and Reset Interfaces 1.1.2.2. Command Interface 1.1.2.3. Response Interface 1.1.2.4. Command Status Interface
1.2. Commands and Responses x
1.2.1. Operation Commands 1.2.2. Error Code Responses 1.2.3. Error Code Recovery
1. Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP Overview

1.1.2. Interfaces

The following figure illustrates the Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP interfaces:
Figure 3.  Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP Interfaces

For more information about Avalon® streaming interface s, refer to the Avalon Interface Specifications.


Section Content
Clock and Reset Interfaces
Command Interface
Response Interface
Command Status Interface

Related Information
Level Two Title