Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP User Guide

Download PDF
ID 683510
Date 4/01/2024
Public
Document Table of Contents
Document Table of Contents x
1. Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP Overview
1. Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP Overview x
1.1. Release Information 1.2. Device Family Support 1.3. Commands and Responses 1.4. Mailbox Client with Avalon® Streaming Interface Intel FPGA IP User Guide Document Archives 1.5. Document Revision History for the Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP User Guide
1.2. Device Family Support x
1.2.1. Parameters 1.2.2. Interfaces
1.2.2. Interfaces x
1.2.2.1. Clock and Reset Interfaces 1.2.2.2. Command Interface 1.2.2.3. Response Interface 1.2.2.4. Command Status Interface
1.3. Commands and Responses x
1.3.1. Operation Commands 1.3.2. Error Code Responses 1.3.3. Error Code Recovery
1. Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP Overview

1.2.2.3. Response Interface

The SDM Avalon® Streaming Interface Client IP sends responses to your application using the response interface.
Table 5.  Response Interface
Signal 5 Direction Description
response_ready Input Application logic can assert the response_ready signal whenever it is able to receive a response.
response_valid Output The SDM asserts response_valid to indicate that response_data is valid.
response_data[31:0] Output The SDM drives response_data to provide the requested information. The first word of the response is a header that identifies the command that the SDM is providing. Refer to Command List and Description for definitions of the commands.
response_startofpacket Output The response_startofpacket asserts in the first cycle of a response packet.
response_endofpacket Output The response_endofpacket asserts in the last cycle of a response packet.
Figure 5. Timing for Avalon® Streaming Interface Response Packet
Level Two Title