Generic Flash Programmer User Guide: Intel® Quartus® Prime Standard Edition

ID 683491
Date 3/28/2022
Public
Document Table of Contents

1.2. Quad SPI Flash Byte-Addressing

Quad SPI flash devices typically support either 3-byte addressing, 4-byte addressing, or both for programming operations. You can only configure Intel® FPGAs with a flash memory device with byte addressing that is compatible with the Intel® FPGA that you plan to configure.

The following table specifies the byte-addressing compatibility of Intel® FPGAs for supported flash memory devices:

Table 2.   Intel® FPGA Required Flash Memory Byte Addressing
FPGA Devices Required Flash Memory Byte Addressing
Intel® Cyclone® 10 LP devices 3-byte addressing
Intel® Arria® 10 Devices 4-byte addressing
Arria V, Cyclone V, Stratix® V series Devices
  • Micron (>128Mb) : 4-byte addressing1
  • Micron (<128Mb) : 3-byte addressing
  • Non-Micron : 3-byte addressing
Cyclone IV, Cyclone II, Cyclone III, Arria GX, Arria II, Stratix II, Stratix III, Stratix IV, Stratix IV Devices 3-byte addressing

Adding Dummy Clock Cycles

Flash memory devices must read either a 24-bit (3-byte) address, or 32-bit (4-byte) address before the flash device can start receiving data to write to the flash memory, or before outputting the data after the flash memory device receives a read command. Therefore, you must specify (or select a flash memory template that specifies) an appropriate dummy clock cycle value for the flash memory device, as Defining a New Flash Memory Configuration Device describes.

Figure 2.  Reading Configuration Data from Flash (3-Byte and 4-Byte Addressing)
1 The flash must be able to power up in 4-byte addressing mode or support non-volatile 4-byte addressing settings. For the remote system update application, the FPGA cannot store images beyond 128Mb.

Did you find the information on this page useful?

Characters remaining:

Feedback Message