E-Tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 2/02/2024
Document Table of Contents
Give Feedback RX CDR PLL Locked

Offset: 0x321

RX CDR PLL Locked Fields

Bit Name Description Access Reset
3:0 eio_freq_lock CDR PLL locked

1: Corresponding physical lane's CDR has locked to data for a 100G link.

RO 0x0