SDI II Intel® Stratix 10 FPGA IP Design Example User Guide

ID 683368
Date 10/08/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

2.7. Hardware Setup

To run the hardware test for parallel loopback designs, connect an SDI video generator to the receiver input pin.

  • Connect an external video analyzer to the TX instance to verify full functionality.
  • To validate if the RX core locks to the signal and receives the video data correctly, use the on-board LEDs that display the RX status.

To run the hardware test for serial loopback designs, connect the transmitter output pin directly to the receiver input pin.

  • To validate if the RX core locks to the signal and receives the video data correctly, use the on-board LEDs that display the RX status.
  • You may also connect an SDI signal analyzer to the transmitter output pin to view the generated image.
Table 20.  On-board User LED Functions
SW1.1 ON/OFF Function
ON D9, D7, and D4 indicate the receiver video standard:
  • 000: SD-SDI
  • 001: HD-SDI
  • 010: 3G Level B 10-bit Multiplex
  • 011: 3G Level A 10-bit Multiplex
  • 100: 6G 10-bit Multiplex Type 2
  • 101: 6G 10-bit Multiplex Type 1
  • 110: 12G 10-bit Multiplex Type 2
  • 111: 12G 10-bit Multiplex Type 1
OFF
  • D9: Illuminates when align_locked asserts
  • D7: Illuminates when trs_locked asserts
  • D4: Illuminates when frame_locked asserts