A newer version of this document is available. Customers should click here to go to the newest version.
1.1. Device Family Support
1.2. Parameters
1.3. Mailbox Client Intel FPGA Core Interface Signals
1.4. Mailbox Client Intel FPGA IP Avalon® MM Memory Map
1.5. Commands and Responses
1.6. Specifying the Command and Response FIFO Depths
1.7. Enabling Cryptographic Services
1.8. Using the Mailbox Client Intel FPGA IP
1.9. Mailbox Client Intel FPGA IP Core Use Case Examples
1.10. Nios® II HAL Driver
1.11. Mailbox Client Intel FPGA IP User Guide Archives
1.12. Document Revision History for the Mailbox Client Intel FPGA IP User Guide
1.7. Enabling Cryptographic Services
The cryptographic offloading feature is available for Intel® Agilex™ devices in Intel® Quartus® Prime Pro Edition software version 21.3 or later.
To enable this feature in the IP parameter editor, set Enable Crypto Service parameter to 1. When enabled, the Mailbox Client IP generates an 64-bit AXI manager interface as well as a cryptographic fabric IP instantiated by a debug fabric. The connection between the mailbox client interface and the mailbox fabric interface are done using the auto-generated debug fabric module in the Intel® Quartus® Prime software. The SDM uses mailbox client to read and write data from the user space memory.
For more information about the cryptographic services, refer to Intel® Agilex™ Device Security User Guide.
Related Information