F-Tile CPRI PHY Intel® FPGA IP User Guide

ID 683284
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4. Functional Description

The F-Tile CPRI PHY Intel® FPGA IP core consists of the following modules:
  • F-Tile transceiver channels which consists of PMA and RS-FEC hard logic to support CPRI and Ethernet protocols. It also contains a hard PCS block that provides 64b/66b encoding scheme for 10.1376, 12.1651, and 24.33024 Gbps CPRI line rates. For more information, refer to the F-tile Architecture and PMA and FEC Direct PHY IP User Guide.
  • Soft Reset Controller—a reset controller that manages reset signals according to the F-Tile CPRI PHY Intel® FPGA IP core requirements.
  • Elastic FIFO (EFIFO)—a dual clock FIFO that matches the rate differences between the F-tile hard logic and soft logic.
  • Latency measurement—a module that generates a sync pulse to measure the datapath delay of the F-Tile CPRI PHY Intel® FPGA IP core.
  • Low Speed PCS—a soft PCS block that provides the 8b/10b encoding scheme for the CPRI line rates of 9.8 Gbps and below.
Figure 6. IP Block Diagram