F-Tile CPRI PHY Intel® FPGA IP Design Example User Guide

ID 683281
Date 3/28/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Give Feedback

2.1. Features

  • Generate the design example with the RS-FEC feature.
  • Basic packet checking capabilities, including round trip latency count.