SDI II Intel® Arria 10 FPGA IP Design Example User Guide

Download PDF
ID 683209
Date 12/09/2022
Public
Document Table of Contents
Document Table of Contents x
1. SDI II Intel® FPGA IP Design Example Quick Start Guide 2. SDI II Intel® FPGA IP Design Example Detailed Description 3. SDI II Intel® Arria® 10 FPGA IP Design Example User Guide Archives 4. Revision History for SDI II Intel® Arria® 10 FPGA IP Design Example User Guide
1. SDI II Intel® FPGA IP Design Example Quick Start Guide x
1.1. Directory Structure 1.2. Hardware and Software Requirements 1.3. Generating the Design 1.4. Simulating the Design 1.5. Compiling and Testing the Design 1.6. SDI II Intel® FPGA Design Example Parameters
1.5. Compiling and Testing the Design x
1.5.1. Connection and Settings Guidelines 1.5.2. Design Considerations
1.6. SDI II Intel® FPGA Design Example Parameters x
1.6.1. Design Example Presets
2. SDI II Intel® FPGA IP Design Example Detailed Description x
2.1. Parallel Loopback Design Examples 2.2. Serial Loopback Design Examples 2.3. Design Components 2.4. Clocking Scheme Signals 2.5. Interface Signals 2.6. Video Pattern Generator Parameters 2.7. Hardware Setup 2.8. Simulation Testbench 2.9. Upgrading Your Design
1. SDI II Intel® FPGA IP Design Example Quick Start Guide
2. SDI II Intel® FPGA IP Design Example Detailed Description
3. SDI II Intel® Arria® 10 FPGA IP Design Example User Guide Archives
4. Revision History for SDI II Intel® Arria® 10 FPGA IP Design Example User Guide

2.7. Hardware Setup

To run the hardware test for parallel loopback designs, connect an SDI video generator to the receiver input pin.

  • Connect an external video analyzer to the TX instance to verify full functionality.
  • To validate if the RX core locks to the signal and receives the video data correctly, use the on-board LEDs that display the RX status.

To run the hardware test for serial loopback designs, connect the transmitter output pin directly to the receiver input pin.

  • To validate if the RX core locks to the signal and receives the video data correctly, use the on-board LEDs that display the RX status.
  • You may also connect an SDI signal analyzer to the transmitter output pin to view the generated image.
Figure 17.  Intel® Arria® 10 Development Board User LEDs
Table 18.  On-board User LED Functions
LEDs Function
D3–D5 Indicates the receiver video standard:
  • 000: SD-SDI
  • 001: HD-SDI
  • 010: 3G Level B 10-bit Multiplex
  • 011: 3G Level A 10-bit Multiplex
  • 100: 6G 10-bit Multiplex Type 2
  • 101: 6G 10-bit Multiplex Type 1
  • 110: 12G 10-bit Multiplex Type 2
  • 111: 12G 10-bit Multiplex Type 1
D6 Shows the slower version of the TX transceiver parallel clock
D7 Shows the slower version of the RX transceiver parallel clock
D8 Illuminates when align_locked asserts
D9 Illuminates when trs_locked asserts
D10 Illuminates when frame_locked asserts
Level Two Title