Intel® High Level Synthesis Compiler Pro Edition: Best Practices Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: uvh1615327510451
Ixiasoft
Visible to Intel only — GUID: uvh1615327510451
Ixiasoft
3.3.3.1.2.2. Pipelining Across Component Invocations
The pipelining of work across component invocations is similar to how loops are pipelined.
The Intel® HLS Compiler attempts to schedule the execution of component invocations such that the next invocation of a component enters the pipeline before the previous invocation has completed.