Visible to Intel only — GUID: uuy1506087464197
Ixiasoft
Visible to Intel only — GUID: uuy1506087464197
Ixiasoft
5.5. Avoid Complex Loop-Exit Conditions
If a loop in your component has complex exit conditions, memory accesses or complex operations might be required to evaluate the condition. Subsequent iterations of the loop cannot launch in the loop pipeline until the evaluation completes, which can decrease the overall performance of the loop.
Use the speculated_iterations pragma to specify how many cycles the loop exit condition can take to compute.
Did you find the information on this page useful?
Feedback Message
Characters remaining: