Low Latency 100G Ethernet Intel® FPGA IP Core User Guide: For Stratix® 10 Devices

Download PDF
ID 683100
Date 8/05/2024
Public
Document Table of Contents
Document Table of Contents x
1. Low Latency 100G Ethernet Intel FPGA IP Overview 2. Getting Started 3. IP Core Parameters 4. Functional Description 5. Reset 6. Interfaces and Signal Descriptions 7. Registers 8. Debugging the Link 9. Ethernet Toolkit Overview 10. Low Latency 100G Ethernet Intel FPGA IP Core User Guide Archives 11. Document Revision History for the Low Latency 100G Ethernet Intel FPGA IP Core User Guide
1. Low Latency 100G Ethernet Intel FPGA IP Overview x
1.1. Low Latency 100G Ethernet Intel FPGA IP Core Supported Features 1.2. IP Core Device Family and Speed Grade Support 1.3. IP Core Verification 1.4. Performance and Resource Utilization 1.5. Release Information
1.2. IP Core Device Family and Speed Grade Support x
1.2.1. Low Latency 100G Ethernet Intel FPGA IP Core Device Family Support 1.2.2. Low Latency 100G Ethernet Intel FPGA IP Core Device Speed Grade Support
1.3. IP Core Verification x
1.3.1. Simulation Environment 1.3.2. Compilation Checking 1.3.3. Hardware Testing
2. Getting Started x
2.1. Installing and Licensing Intel® FPGA IP Cores 2.2. Specifying the IP Core Parameters and Options 2.3. Simulating the IP Core 2.4. Generated File Structure 2.5. Integrating Your IP Core in Your Design 2.6. IP Core Testbenches 2.7. Compiling the Full Design and Programming the FPGA
2.5. Integrating Your IP Core in Your Design x
2.5.1. Pin Assignments 2.5.2. Adding the Transceiver PLLs 2.5.3. Placement Settings for the Low Latency 100G Ethernet Intel FPGA IP Core
4. Functional Description x
4.1. High Level System Overview 4.2. Low Latency 100G Ethernet Intel FPGA IP Core TX Datapath 4.3. Low Latency 100G Ethernet Intel FPGA IP Core RX Datapath 4.4. Flow Control 4.5. User Interface to Ethernet Transmission 4.6. Auto Negotiation and Link Training 4.7. Auto Adaptation
4.2. Low Latency 100G Ethernet Intel FPGA IP Core TX Datapath x
4.2.1. Preamble, Start, and SFD Insertion 4.2.2. Length/Type Field Processing 4.2.3. Frame Padding 4.2.4. Frame Check Sequence (CRC-32) Insertion 4.2.5. Inter-Packet Gap Adjustment 4.2.6. Error Insertion Test and Debug Feature 4.2.7. TX PCS 4.2.8. TX RSFEC
4.3. Low Latency 100G Ethernet Intel FPGA IP Core RX Datapath x
4.3.1. Low Latency 100G Ethernet Intel FPGA IP Core Preamble Processing 4.3.2. IP Core Strict SFD Checking 4.3.3. Low Latency 100G Ethernet Intel FPGA IP Core FCS (CRC-32) Removal 4.3.4. Low Latency 100G Ethernet Intel FPGA IP Core CRC Checking 4.3.5. Low Latency 100G Ethernet Intel FPGA IP Core Malformed Packet Handling 4.3.6. RX CRC Forwarding 4.3.7. Inter-Packet Gap 4.3.8. RX PCS 4.3.9. RX RSFEC
4.4. Flow Control x
4.4.1. TX Pause/PFC Flow Control Transmission 4.4.2. XON/XOFF Pause Frames
4.5. User Interface to Ethernet Transmission x
4.5.1. Order of Transmission 4.5.2. Bit Order For TX and RX Datapaths
6. Interfaces and Signal Descriptions x
6.1. TX MAC Interface to User Logic 6.2. RX MAC Interface to User Logic 6.3. Transceivers 6.4. Transceiver Reconfiguration Signals 6.5. Avalon-MM Management Interface 6.6. Miscellaneous Status and Debug Signals 6.7. Reset Signals 6.8. Clocks 6.9. Flow Control Interface
6.4. Transceiver Reconfiguration Signals x
6.4.1. Disabling Background Calibration
7. Registers x
7.1. PHY Registers 7.2. TX MAC Registers 7.3. RX MAC Registers 7.4. Pause/PFC Flow Control Registers 7.5. Statistics Registers 7.6. TX Reed-Solomon FEC Registers 7.7. RX Reed-Solomon FEC Registers 7.8. Auto-Negotiation and Link Training Registers
7.5. Statistics Registers x
7.5.1. TX Statistics Registers 7.5.2. RX Statistics Registers
7.8. Auto-Negotiation and Link Training Registers x
7.8.1. AN/LT Sequencer Config 7.8.2. AN/LT Sequencer Status 7.8.3. Auto Negotiation Config Register 1 7.8.4. Auto Negotiation Config Register 2 7.8.5. Auto Negotiation Status Register 7.8.6. Auto Negotiation Config Register 3 7.8.7. Auto Negotiation Config Register 4 7.8.8. Auto Negotiation Config Register 5 7.8.9. Auto Negotiation Config Register 6 7.8.10. Auto Negotiation Status Register 1 7.8.11. Auto Negotiation Status Register 2 7.8.12. Auto Negotiation Status Register 3 7.8.13. Auto Negotiation Status Register 4 7.8.14. Auto Negotiation Status Register 5 7.8.15. Link Training Config Register 1 7.8.16. Link Training Config Register 2 7.8.17. Link Training Status Register 1 Link Training Status Register 1 Fields 7.8.18. Link Training Config Register for Lane 0 7.8.19. Link Training Frame Contents for Lane 0 7.8.20. Local Transceiver TX EQ 1 Settings for Lane 0 7.8.21. Local Transceiver TX EQ 2 Settings for Lane 0 7.8.22. Local Link Training Parameters 7.8.23. Link Training Config Register for Lane 1 7.8.24. Link Training Frame Contents for Lane 1 7.8.25. Local Transceiver TX EQ 1 Settings for Lane 1 7.8.26. Local Transceiver TX EQ 2 Settings for Lane 1 7.8.27. Link Training Config Register for Lane 2 7.8.28. Link Training Frame Contents for Lane 2 7.8.29. Local Transceiver TX EQ 1 Settings for Lane 2 7.8.30. Local Transceiver TX EQ 2 Settings for Lane 2 7.8.31. Link Training Config Register for Lane 3 7.8.32. Link Training Frame Contents for Lane 3 7.8.33. Local Transceiver TX EQ 1 Settings for Lane 3 7.8.34. Local Transceiver TX EQ 2 Settings for Lane 3
9. Ethernet Toolkit Overview x
9.1. Features
1. Low Latency 100G Ethernet Intel FPGA IP Overview
2. Getting Started
3. IP Core Parameters
4. Functional Description
5. Reset
6. Interfaces and Signal Descriptions
7. Registers
8. Debugging the Link
9. Ethernet Toolkit Overview
10. Low Latency 100G Ethernet Intel FPGA IP Core User Guide Archives
11. Document Revision History for the Low Latency 100G Ethernet Intel FPGA IP Core User Guide

7.8.17. Link Training Status Register 1

Provides Status for the following link training features:
  • Receiver Trained (Lanes 0 to 3)
  • Link Training Frame Lock Achieved (Lanes 0 to 3)
  • Link Training Startup Protocol Status (Lanes 0 to 3)
  • Link Training Failure on Lane 0 (Lanes 0 to 3)

Offset: 0xD2

Access: RO

Link Training Status Register 1 Fields

Bit Name Description Access Reset
27 link_training_failure_ln3 Link Training Failure on Lane 3

1: Link Training Failed on Lane 3

0: Normal operation

  • Corresponds to state variable training_failure as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
26 link_training_startup_ln3 Link Training Startup up Protocol in Progress on Lane 3

1: Start-up protocol in progress

0: Start-up protocol complete

  • Corresponds to state variable training as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
25 link_training_frame_lock_ln3 Link Training Frame Lock Achieved on Lane 3

1: Training frame delineation detected

0: Searching for training frame boundaries

  • Corresponds to state variable frame_lock as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
24 link_trained_ln3 Receiver Trained on Lane 3

1: Receiver training completed

0: Training in progress

  • Corresponds to state variable rx_trained as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
19 link_training_failure_ln2 Link Training Failure on Lane 2

1: Link Training Failed on Lane 2

0: Normal operation

  • Corresponds to state variable training_failure as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
18 link_training_startup_ln2 Link Training Startup up Protocol in Progress on Lane 2

1: Start-up protocol in progress

0: Start-up protocol complete

  • Corresponds to state variable training as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
17 link_training_frame_lock_ln2 Link Training Frame Lock Achieved on Lane 2

1: Training frame delineation detected

0: Searching for training frame boundaries

  • Corresponds to state variable frame_lock as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
16 link_trained_ln2 Receiver Trained on Lane 2

1: Receiver training completed

0: Training in progress

  • Corresponds to state variable rx_trained as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
11 link_training_failure_ln1 Link Training Failure on Lane 1

1: Link Training Failed on Lane 1

0: Normal operation

  • Corresponds to state variable training_failure as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
10 link_training_startup_ln1 Link Training Startup up Protocol in Progress on Lane 1

1: Start-up protocol in progress

0: Start-up protocol complete

  • Corresponds to state variable training as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
9 link_training_frame_lock_ln1 Link Training Frame Lock Achieved on Lane 1

1: Training frame delineation detected

0: Searching for training frame boundaries

  • Corresponds to state variable frame_lock as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
8 link_trained_ln1 Receiver Trained on Lane 1

1: Receiver training completed

0: Training in progress

  • Corresponds to state variable rx_trained as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
3 link_training_failure_ln0 Link Training Failure on Lane 0

1: Link Training Failed on Lane 0

0: Normal operation

  • Corresponds to state variable training_failure as defined in IEEE 802.3 CL72.6.10.3.1
  • Upon training failure, the IP stops sending the LT traffic
 RO 0x0
2 link_training_startup_ln0 Link Training Startup up Protocol in Progress on Lane 0

1: Start-up protocol in progress

0: Start-up protocol complete

  • Corresponds to state variable training as defined in IEEE 802.3 CL72.6.10.3.1
  • Bit is cleared upon training completion or training failure
 RO 0x0
1 link_training_frame_lock_ln0 Link Training Frame Lock Achieved on Lane 0

1: Training frame delineation detected

0: Searching for training frame boundaries

  • Corresponds to state variable frame_lock as defined in IEEE 802.3 CL72.6.10.3.1
RO 0x0
0 link_trained_ln0 Receiver Trained on Lane 0

1: Receiver training completed

0: Training in progress

  • Corresponds to state variable rx_trained as defined in IEEE 802.3 CL72.6.10.3.1
  • Bit is cleared upon training failure
 RO 0x0
Level Two Title