Nios® V Processor Intel® FPGA IP Release Notes

ID 683098
Date 10/31/2022

A newer version of this document is available. Customers should click here to go to the newest version.

2.4. Nios® V/m Processor Intel® FPGA IP v21.1.1

Table 4.  v21.1.1 2021.12.13
Intel® Quartus® Prime Version Description Impact
  • Bug Fix:
    • Trigger registers accessible but triggers were not supported issue fixed.
Illegal instruction exception prompted when accessing trigger registers.
  • Added new Design Example in the Nios® V/m Processor Intel FPGA IP core parameter editor.
    • GSFI Bootloader Example Design
    • SDM Bootloader Example Design

Did you find the information on this page useful?

Characters remaining:

Feedback Message